CVE-2023-45084
Softiron Hypercloud 1.0 – 2.0.3
Raw vector
CVSS:3.1/AV:P/AC:L/PR:N/UI:R/S:C/C:N/I:H/A:HSummary
CVE-2023-45084 is a high-severity Missing Synchronization (CWE-820) vulnerability in Softiron Hypercloud. Its CVSS base score is 7.0 (High).
Operationally, exploitation aligns with the MITRE ATT&CK technique Exploitation for Privilege Escalation (T1068); ranked at the 13th percentile by exploit likelihood (below the median); it is not currently listed in the CISA KEV catalog.
EU & UK References
- 🇪🇺 ENISA EUVD: EUVD-2023-49405
Vulnerability Data
An issue exists in SoftIron HyperCloud where drive caddy removal and reinsertion without a reboot may erroneously cause the system to recognize the caddy as new media and wipe all data on the drives due to a missing synchronization flaw,…
more
which impacts data availability and integrity. This issue only impacts SoftIron HyperCloud "density" storage nodes running HyperCloud software versions 1.0 to before 2.0.3.
- CWE(s)
Related Threats
MITRE ATT&CK Enterprise Techniques
CVEs Like This One
Affected Assets
Mitigating Controls
Control response
—
—
—
V15.4.1V6.5.1V15.1.3V15.4.2
Mitigating Controls (NIST CSF 2.0) AI
Derived directly from the weakness types (CWEs) cited in the NVD entry via our AI-authored CWE→CSF cross-walk (authority under review) — links open the control.
Secure SDLC practices directly require proper concurrency controls and synchronization primitives during design and coding.
Mitigating Controls (ISO/IEC 27001:2022 Annex A) AI
Derived directly from the weakness types (CWEs) cited in the NVD entry via our AI-authored CWE→ISO cross-walk (authority under review) — links open the control.
Security testing can detect missing synchronization through concurrency testing.
Secure SDLC practices can mandate concurrency controls and synchronization primitives.
Application security requirements can specify thread-safety and locking mechanisms.
Secure architecture principles include proper synchronization for shared resources.
Secure coding standards directly require synchronization primitives to prevent race conditions.